 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| The Fujitsu H.264 Format Video-Processing IC MB86H50 HOST I/F Host Interface Controller PLL 27MHz VIDEO IN VIDEO OUT Video Output H.264 HDVideo Codec 256Mbit FCRAM System Encoder System Decoder SDRAM Interface Controller AUDIO OUT Audio Output Interface Audio Input Interface Audio Codec STREAM OUT AUDIO IN STREAM IN Introduction The Fujitsu MB86H50 is the industry's first H.264 format video-processing IC to support the H.264 High Profile, Level 4.0 standard used in next-generation DVDs. The new IC enables high-resolution recording, playback and transmission of high-definition video on audio-visual products such as portable A/V products, hard disk recorders, and home network equipment. The H.264 format was jointly promul-gated by the ITU-T (International Telecommunication Union, Telecommunication Standardization Sector) and ISO/IEC (International Organization for Standardization/ International Electrotechnical Commission). To achieve its superior performance, H.264 needs high computational loads to be processed at the time of compression. The High Profile, Level 4.0 version of H.264 requires very high data-processing volumes to maximize image quality, so a high-speed IC is required for real-time H.264 compression. Building on its work developing chips for MPEG formats, Fujitsu has been involved in standards-setting organizations related to H.264, in addition to product development. Applications * * * * * Mobile Digital Broadcasts Next-Generation DVDs for HDTV Web Delivery of Digital TV Broadcasts Mobile Video Players Hard Disk Recorders * * * * Internet Broadcasts (VoD) IPTV Phones Video Cameras Mobile TV Phones The Fujitsu H.264 Format Video-Processing IC, MB86H50 Features Real-time Compression and Decompression of HDTV Video and Sound The new video-processing IC can do real-time compression and decompression of high-definition video, with a maximum of up to 1440 dots x 1080 lines. The sound is simultaneously compressed and decompressed in Dolby Digital format. This is the first time these processing features have been integrated onto a single chip for general use. Embedded Memory for Smaller Size and Lower Power Consumption This is also the industry's first H.264-supportive LSI featuring two pieces of embedded 256Mbit FCRAM. The optimized design combines logic and memory on one LSI chip, enabling a more compact size and lower power consumption. Proprietary Compression and Image-Enhancement Technology A proprietary "self-tuning"algorithm developed by Fujitsu Laboratories automatically applies a lighter compression method to high-action zones where compression artifacts are most noticeable (such as human faces or slow-moving objects) and stronger compression method in other zones. This enables image-data size to be reduced to one-half to one-third that of the MPEG-2 format with equivalent image quality. Development Environment - Evaluation Board Stream FPGA HD-DSI D4 HDMI UDIO L/R (x3) SPDIF HD-DSI D4 HDMI UDIO L/R (x3) SPDIF Specifications Video Specifications Resolution Bit Rate Interface Scaler Audio Format Channels Interface System Format Stream Interface Host Interface Input Clock Frequency Power Consumption (target) Package Memory H.264 High Profile / Level 4.0 Half-Duplex Codec 1440 x 1080 x 60i/50i, 1280 x 720 x 60p/50p, 720 x 480 x 60i, 720 x 576 x 50i 20Mbps (max.) SMPTE 274M / SMPTE296M-2001, ITU-R BT.656 Input: video input 1920 1440 Output: 1440 video output 1920 Dolby Digital (AC-3), linear PCM, MPEG-2 AAC, MPEG-1 Audio Layer2 2 channels LR serial TS CBR / VBR 8-bit parallel or serial General-purpose 16-bit interface 27MHz 27MHz, 108MHz (memory only: 135MHz) 600mW (typ., 1.2V, when encoding) FBGA 650pin 15mm square SiP (0.5mm pitch) 256Mbit FCRAM x 2 USB2.0 Target (USB2.0) PC Deserializer ADC Stream Receiver ADC Converter Serializer DAC Transmitter DAC Converter Host I/F HOST-I/F Connector Host I/F T-Engine Host Controller ARM926 (32-Bit) S-ATA P-ATA SD Control Command (RS232C) H.264 Codec FUJITSU MICROELECTRONICS AMERICA, INC. Corporate Headquarters 1250 E. Arques Avenue, M/S 333, Sunnyvale, CA 94085-5401 Tel: (800) 866-8608 Fax: (408) 737-5999 E-mail: inquiry@fma.fujitsu.com Web Site: http://us.fujitsu.com/micro (c) 2007 Fujitsu Microelectronics America, Inc. All company and product names are trademarks or registered trademarks of their respective owners. Printed in the U.S.A. EC-FS-21236-1/2007 |
Price & Availability of MB86H50
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |